Trending ▼   ResFinder  

Sem - II Jun 2008 Pattern Basic Electronics Eng. (II)

3 pages, 24 questions, 0 questions with responses, 0 total responses,    0    0
pune_eng
   		+Fave Message
ProfileTimelineUploadsQ & A
 Home > pune_eng >

Formatting page ...

Total No. of Questions : 6] [Total No. of Printed Pages : 3 [3761]-119 F. E. (Semester - II) Examination - 2010 BASIC ELECTRONICS ENGINEERING (June 2008 Pattern) Time : 2 Hours] [Max. Marks : 50 Instructions : (1) You are advised to attempt not more than 3 questions. (2) Black figures to the right indicate full marks. (3) Use of logarithmic tables, slide rule, Mollier charts, electronic pocket calculator and steam tables is allowed. (4) Neat diagrams must be drawn wherever necessary. (5) Assume suitable data, if necessary. Q.1) (A) Explain with neat circuit diagram and graphs the Way of Biasing P-N Junction Diode. [05] (B) Give and explain any three Specifications of Zener Diode. [03] (C) With the help of neat diagram explain Operation of a n-channel JFET. Sketch a typical output characteristics for the same. [05] (D) Derive the expression for interms of . [04] OR Q.2) (A) For a Centre-tap Transformer Full Wave Rectifier derive the expression for following parameters : (1) Idc (2) Vdc (3) Pdc (4) Ripple Factor (B) [3761]-119 [05] Explain the basic principle of working of LED with necessary diagram. [03] 1 P.T.O.

Formatting page ...

Formatting page ...

 

  Print intermediate debugging step

Show debugging info


 


Tags : Pune, Engineering, University of Pune, Engineering question papers, Pune University, previous year question papers, question papers, india, model question paper, pune university paper pattern, pune university syllabus, old question papers  

© 2010 - 2024 ResPaper. Terms of ServiceContact Us Advertise with us

 

pune_eng chat