Trending ▼   ResFinder  

2003 Course VLSI Design (Elective II)

2 pages, 34 questions, 0 questions with responses, 0 total responses,    0    0
pune_eng
   		+Fave Message
ProfileTimelineUploadsQ & A
 Home > pune_eng >

Formatting page ...

Total No. of Questions : 12] [Total No. of Pages : 2 [3864] - 233 P 1065 B.E. (Electrical) VLSI DESIGN (2003 Course) (Elective - II) (403150) Time : 3 Hours] [Max. Marks : 100 Instructions to the candidates: 1) Answer any 3 questions from each section. 2) Answers to the two sections should be written in separate books. 3) Neat diagrams must be drawn wherever necessary. 4) Figures to the right indicate full marks. 5) Use of logarithmic tables, slide rule, Mollier charts, electronic pocket calculator and steam tables is allowed. 6) Assume suitable data, if necessary. SECTION - I Q1) a) b) Draw and explain 4 bit Decade Up / Down counter. Draw and explain 4 bit Universal Shift Register. [8] [8] OR Q2) a) b) Q3) a) b) i) ii) i) ii) Differentiate Mealy and Moore machine modelling. [4] Draw state diagram for 10101 detector. Use Mealy model. [4] Draw multiplexer tree to implement 16 : 1 mux using 4 : 1 mux. [4] Draw and explain 3 x 8 Decoder along with its truth-table. [4] Explain EDA tool design flow in detail. Define the following terms : i) Entity ii) Architecture iii) Configuration. [9] [9] OR Q4) a) b) Write VHDL code for 2 x 4 Decoder and also draw its functional diagram and truth table. [9] Explain various types of Architectures along with its example in VHDL. [9] P.T.O.

Formatting page ...

 

  Print intermediate debugging step

Show debugging info


 


Tags : Pune, Engineering, University of Pune, Engineering question papers, Pune University, previous year question papers, question papers, india, model question paper, pune university paper pattern, pune university syllabus, old question papers  

© 2010 - 2024 ResPaper. Terms of ServiceContact Us Advertise with us

 

pune_eng chat