Trending ▼   ResFinder  

2003 Course VLSI Design (Elective II)

2 pages, 30 questions, 0 questions with responses, 0 total responses,    0    0
pune_eng
   		+Fave Message
ProfileTimelineUploadsQ & A
 Home > pune_eng >

Formatting page ...

Total No. of Questions : 12] P943 [Total No. of Pages : 2 [3664]-190 B.E. (Electrical) VLSI DESIGN (Elective - II) (2003 Course) Time : 3 Hours] [Max. Marks : 100 Instructions to the candidates: 1) Answer any three questions from each section. 2) Answer three questions from section-I and three questions from section-II. 3) Answers to the two sections should be written in separate books. 4) Neat diagrams must be drawn wherever necessary. 5) Figures to the right indicate full marks. 6) Assume suitable data, if necessary. SECTION - I Q1) a) Explain Mealy and Moore machine modelling with example. [10] b) Draw Mealy machine state diagram for 1011 and 0101 sequence. [8] OR Q2) a) Draw and explain universal shift register. [9] b) Draw ckt. diagram, truth table and timing diagram for 4 bit ring counter. [9] Q3) a) Write VHDL code for multiplexer 8:1 using structural and dataflow type of modelling. [8] b) Explain the terms : i) ii) iii) iv) [8] Entity. Configuration. Component. Architecture. OR Q4) a) Explain with example configuration. b) What is architecture? Explain its modelling types. Q5) a) Explain any four data types and data objects. b) Explain with example concurrent and sequential statements. [8] [8] [8] [8] P.T.O.

Formatting page ...

 

  Print intermediate debugging step

Show debugging info


 


Tags : Pune, Engineering, University of Pune, Engineering question papers, Pune University, previous year question papers, question papers, india, model question paper, pune university paper pattern, pune university syllabus, old question papers  

© 2010 - 2024 ResPaper. Terms of ServiceContact Us Advertise with us

 

pune_eng chat